

# Two Dimensional Supersonic Flow Simulation on Array Computers


Zoltán Nagy

Cellular Sensory and Wave Computing Laboratory

Computer and Automation Research Institute, Hungarian Academy of Sciences

Address: 1111 Budapest, Lágymányosi u. 11., Phone: +36-1-279-62-86, E-mail: nagy@sztaki.hu

## Cellular Neural Networks (CNN)




## Field Programmable Gate Array (FPGA)

- Xilinx Virtex-5 FPGA**
- 37,440 Configurable Logic Blocks (CLB)
  - 1056 25x18bit Multipliers
  - 11Mbit on-chip RAM
  - PCI-Express Endpoint
  - Gigabit Ethernet MAC
- Performance**
- 580GMACS (25bit integer)
  - 190GFLOPS (Single-precision)
  - 65GFLOPS (Double-precision)



### FPGA Architecture



## Euler equations

Derived from the Navier-Stokes Equations  
 Describes the dynamics of

- dissipation-free
- inviscid
- compressible fluids

$$\frac{\partial \rho}{\partial t} + \nabla \cdot (\rho \mathbf{v}) = 0$$


Continuity Equation

$$\frac{\partial (\rho \mathbf{v})}{\partial t} + \nabla \cdot (\rho \mathbf{v} \mathbf{v} + \hat{I} p) = 0$$

Momentum Equations


$$\frac{\partial E}{\partial t} + \nabla \cdot ((E + p) \mathbf{v}) = 0$$

Energy Equation




Spatial discretization on a body fitted mesh  
 Temporal discretization (Lax-Friedrichs)  
 Logically structured data arrangement  
 Solution on array processors is motivated by Cellular Neural Network

## IBM Cell Broadband Engine Architecture



- Multiprocessor on a chip**
- 241M transistors, 235mm<sup>2</sup>
  - 230.4GFlops (Single-precision)
  - 102.4GFlops (Double-precision)
- 1 Power Processor Element (PPE)**
- general purpose
  - running full-fledged OSs
- 8 Synergistic Processor Element (SPE)**
- optimized for compute density

- IBM BladeCenter System QS22 Cell Blade**
- Dual IBM PowerXCell 8i processor
  - 16GB DDR2 SDRAM
  - 4x DDR Infiniband
  - up to 14 Blades per Chasis
  - 6.451TFlops/Chasis (Single-precision)
  - 2.867TFlops/Chasis (Double-precision)



## Implementation on IBM Cell and Xilinx Virtex-5 FPGA

### IBM Cell

- Multi-threaded implementation
- SPE optimized algorithm
- Relatively short development time
- Performance improvement \*
  - 34 times using 1 SPE (Single-precision floating-point)
  - 240 times using 8 SPEs (Single-precision floating-point)

### Xilinx Virtex-5 FPGA

- Specialized re-configurable hardware accelerator
- High Level Hardware Description
- Longer development time
- Performance improvement \*
  - 688 times using Single-precision floating-point numbers
  - 494 times using Double-precision floating-point numbers
  - 3075 times using 32bit fixed-point numbers

\*Compared to an Intel Core2Duo T7200 microprocessor

## Simulation of a Mach3 Flow Over a Forward Facing Step

