



Pázmány Péter Catholic University

Array and multi-processor architectures




A. Kiss, Cs. Nemes, L.Furedi, P. Szolgay, Z. Nagy

Faculty of Information Technology, Peter Pazmany Catholic University

E-mail: kiss.andras@itk.ppke.hu, nemes.csaba@itk.ppke.hu, furedi.iaszlo@itk.ppke.hu, szolgay.peter@itk.ppke.hu, nagy.z@sztaki.hu

Cell multi-processor




- Sony
- IBM
- Toshiba
- Multiprocessor on a chip
 - 241M transistors, 235mm²
 - 200 GFlops (SP) @3.2GHz
 - 200 GB/s bus (internal) @ 3.2GHz
- Power Processor Element (PPE)
 - general purpose
 - running full-fledged OSs
- Synergistic Processor Element (SPE)
 - optimized for compute density
- Heterogeneous, multi-core engine
 - 1 multi-threaded power processor
 - up to 8 compute-intensive-ISA engines
- Local Memories
 - fast access to 256KB local memories
 - globally coherent DMA to transfer data
- Pervasive SIMD
 - PPE has VMX
 - SPEs are SIMD-only engines
- High bandwidth
 - fast internal bus (200GB/s)
 - dual XDR™ controller (25.6GB/s)
 - two configurable interfaces (76.8GB/s)
 - numbers based on 3.2GHz clock rate

Playstation with Cell multi-processor




IBM BladeCenter

- Cell BE Processor Blade (~500GFLOPS peak)
 - Dual 3.2GHz Cell BE Processor Configuration
 - 1GB XDRAM (512MB per processor)
 - Blade-mounted 40GB IDE HDD
 - Dual Gigabit Ethernet (GbE) controllers
 - Double-wide blade (uses 2 BladeCenter slots)
 - Infiniband (IB) Option:
 - Qty 0-2 IB 4x Host Channel Adapters
- BC Chassis Configuration (~3.5TFLOPS peak)
 - Standard IBM BladeCenter One
 - Max. 7 Blades per chassis (QS20 - 2 slots each)
 - 2 Gigabit Ethernet switches
 - External IB switches required for IB option



IBM BladeCenter H



IBM/Cell QS

Práter utca 50/a., 1083 Budapest, Hungary | +36-1 886-4700 | www.itk.ppke.hu

